[ME04] FPGA implementation of multi frequency continuous phase frequency shift keying (MCPFSK) modulation techniques for HF data communication

Fitri Dewi Bt Jaswar, Ahmad Zuri bin Sha’ameri

Digital Signal Processing Lab, Faculty of Elect. Engr, Universiti Teknologi Malaysia, 81310 UTM Skudai, Malaysia

Introduction

In HF (High Frequency) data communication systems [1,2], FSK (Frequency Shift Keying) digital modulation is widely used. The simplicity in the implementation is the main reason for its popularity. Since noncoherent detection is possible, additional components such as timing recovery circuits [3] are not necessary as required in PSK (Phase Shift Keying) modulation. In addition, FSK is robust to noise and phase synchronization error that present in a HF communication environment (ie. multipath fading)[4]. Existing implementation utilized DSP processor [1,2]. The use of hardware based design such as FPGA (Field Programmable Gate Array) can further miniaturize system size and add more features into existing systems. The importance of FPGAs in communication system application is described in[5,6]. This paper describes the implementation of a MCPFSK (Multi frequency Continuous Phase FSK) modem on the FLEX10K board EPF10K70RC240. Both transmitter and receiver modules are integrated into a single FPGA. This is achieved by adopting a multiplierless and parallel algorithm at the receiver module. Comparisons with conventional filtering or FFT detection techniques demonstrate significant reduction in components besides increasing the transmission rates.

Signal Model

A received signal within a bit-duration is given as

\[ y(t) = x(t) + w(t) \]  \hspace{1cm} (1)

where \( x(t) \) is the true signal, and \( w(t) \) is the interference due to additive white Gaussian noise with zero mean and power \( \sigma_w^2 \). The true signal \( x(t) \) is [7] generated by using multi frequency modulation where one baud or symbol will represent more than a bit. \( M \) frequencies are used to transmit \( n \) combination of bits that can be calculated as \( M = 2^n \) [7]. For this project, 16 frequencies are used for a combination of 4 bit binary data per symbol. By using this method, the bit rate increases to 4 times of the baud rate.

For simulation purposes, the modulation parameters of the signal are as follows: subcarrier frequencies \( f_c \) at 1800Hz, frequency deviation \( f_{dev} \) at 100 Hz, bit-rate of 100 bits/sec and sampling frequency of 8000 Hz. The time and frequency domain representation of the signal for transmitting a character sequence '12345678' is shown in Fig. 4 and 5 with different index modulation.

A. Generation Of CPFSK

A conventional FSK signal can be expressed as

\[ x(t) = \cos(2\pi(f_c \pm f_{dev} \phi)) \]

\[ = \cos(2\pi(f_c + \frac{h}{T_b} \phi)) \]

\[ = \cos\left(2\pi f_c t + \frac{\pi h}{T_b} t + \frac{\pi h}{T_b} \phi \right) \]  \hspace{1cm} (2)

where \( h \) is the modulation index, \( f_{dev} \) is the deviation frequency, \( f_c \) is the center frequency and \( T_b \) is the baud duration. By assuming that \( \phi(t) = \pi ht / T_b \) Equation (2) can be derived as

\[ x(t) = \cos(2\pi f_c t \pm \phi(t)) \]

\[ = \frac{1}{2} \cos(2\pi f_c t \cos(\pm \phi(t)) \]

\[ - \frac{1}{2} \sin(2\pi f_c t \sin(\pm \phi(t)) \]

450
\[ S_{\text{as}}(f) = \frac{1}{T_b} |X(f)|^2 \]  
\[ = \frac{1}{T_b} \left| \int_{t_a}^{t_b} x(t) b(t, f) \, dt \right|^2 \]

where \( x(t) \) is the signal and \( b(t,f) \) is the basis function. If a complex sinusoid is used as basis function, the resulting spectrum is the Fourier spectrum. The basis function based on the complex square wave defined within a period \( T=1/f \) is

\[ b(t,f) = 1 - \frac{1}{4f} \leq t \leq \frac{1}{4f} \]  
\[ = j1 \quad 0 \leq t \leq \frac{1}{2f} \]  
\[ = -j1 \quad \frac{1}{2f} \leq t \leq 0 \]

The square wave basis function is chosen to eliminate multiplication in the hardware implementation.

**D. Detection of MCPFSK**

For detecting 16 frequencies, the same sub module for detecting FSK signal is used. Instead of detecting 2 frequencies, 16 sub modules are designed in parallel to detect 16 frequencies. In multi-frequency modulation, each frequency of each symbol will have a different probability of error. Data bits are generated by using gray code, to minimize to only one bit error for each symbol. The probability of symbol error is the summation of each frequency’s probability shown as

\[ P_s = \frac{(16 - 1)}{16/2} \left( \frac{1}{2} \exp \left[ -\frac{A_f^2}{2N_f} \right] \right) = \frac{15}{8} \left( \frac{1}{2} \exp \left[ -\frac{A_f^2}{2N_f} \right] \right) \]

For the general case, the probability of symbol error for multi-frequency FSK can be expressed as

\[ P_s = \frac{(M - 1)}{M/2} P_{\text{FSK}} \] (9)

**Implementation Methodology**

The designed system is divided into 2 major parts, which is the transmitter and receiver part. Before the hardware of the...
A system is designed, each method is generated and tested using MATLAB.

A. Transmitter

The transmitter is designed using digital recursive generator, which is a multiplier based modulator. For this project, multi frequency CPFSK signal is generated at the modulator. Consider \( x(n) \) the generated CPFSK and can be expressed as

\[
x(t) = \frac{1}{2} \cos (2\pi f_c t) \cos (\varphi(t)) \]
\[
\mp \frac{1}{2} \sin (2\pi f_c t) \sin (\varphi(t))
\]
\[
= \frac{1}{2} \cos A \cos B \mp \frac{1}{2} \sin A \sin B \quad (10)
\]

From equation (10), there are 4 different signals that should be generated to produce CPFSK. A coupled standard quadrature oscillator structure can be used to generate sinusoidal A and B frequencies. This structure is chosen because it features both quadrature and equi-amplitude outputs. However, this oscillator requires four multipliers per iteration. A serial coupled standard quadrature oscillator structure is used to implement complex sinusoidal and CPFSK signal, which limits the used of only one multiplier in the system.

A coupled standard quadrature oscillator is capable of generating both sine and cosine wave which have same frequency simultaneously. Let \( s_1[n] \) and \( s_2[n] \) denote the two outputs of the generator given by

\[
s_1[n] = \alpha \sin (n\theta) \\
s_2[n] = \beta \cos (n\theta) \quad (11)
\]

Equation (11) can be expressed as equation (12) and (13) for \( n=n+1 \) and is used in the chosen oscillator structure.

\[
s_1[n+1] = \alpha \sin ((n+1)\theta) \\
= \alpha \sin (n\theta) \cos \theta + \alpha \cos (n\theta) \sin \theta \\
= \cos \theta s_1[n] + \alpha / \beta \sin \theta s_2[n] \quad (12)
\]
\[
s_2[n+1] = \beta \cos ((n+1)\theta) \\
= \beta \cos (n\theta) \cos \theta - \beta \sin (n\theta) \sin \theta \\
= \cos \theta s_2[n] - \beta / \alpha \sin \theta s_1[n] \quad (13)
\]

The only difference between CPFSK and multi frequency CPFSK is the value of \( B \), which is the frequency deviation value. Instead of 1 value in CPFSK, multi frequency CPFSK has 8 values and this value is stored in a buffer and is selected by using multiplexer according to bits transmission.

```pseudo
// pseudo code to generate MCPFSK signal for \( n=0; n\neq n_{bit}; n++ \)
{ // generate cosA & sinA
  SinA1=Sin(\thetaA) X CosA(n)
  SinA2=Cos(\thetaA) X sinA(n)
  SinA(n+1)=SinA1 + SinA2
  CosA1(n+1)=cosA1 X cosA(n)
  CosA2(n+1)=sinA X sinA(n)
  CosA(n+1)=cosA1- cosA2

  // generate cosB & sinB
  SinB1=Sin(\thetaB) X CosB(n)
  SinB2=Cos(\thetaB) X sinB(n)
  SinB(n+1)=SinB1 + SinB2
  CosB1(n+1)=cosB1 X cosB(n)
  CosB2(n+1)=sinB X sinB(n)
  CosB(n+1)=cosB1- cosB2

  //x[n]=1/2*cosA*cosB(+-)1/2*sinAsinB
  mult1=1/2 *cosA[n]*cosB[n];
  add3=mult1;
  mult1=1/2 *sinA[n]*sinB[n];
  x[n]=add3 ± mult1;
  //add/sub depends on generating the MSB bit ‘1/0’
}
```

FIGURE 1 Pseudo code to generate MCPFSK signal.

B. Receiver

A square wave detector is designed and implemented as the receiver system to optimize implementation of hardware (such as using ASIC and FPGA) by avoiding the use of multipliers. A multiplier is required to calculate the signal-basis function product \( x(t)b^{*}(t,f) \) in Equation (13). If the complex square wave is used as a basic function, then the multiplication function can be done by replacing the multiplier with a sign check and compliment module. The overall system is generated based on the pseudo code shown in Fig. 2.
The proposed technique has better performance in terms of BER and size of implementation design. It is also proposed for MSK modulation, which use the minimum frequency deviation. For noncoherent detection, a filter with larger length is required to implement MSK detection. But, with this proposed technique, no extra component is needed. Figure 5 shows the generated signal from modulator and have been used as input for the demodulator for index modulation, h=½, which is a MSK signal.

### TABLE I List of components for MCPFSK modulation technique for HF data transmission.

<table>
<thead>
<tr>
<th>Module</th>
<th>Input Pin</th>
<th>Output Pin</th>
<th>Bidirection Pin</th>
<th>Memory Chip size</th>
<th>Bit's Utilized</th>
<th>LD's Utilized</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modulator</td>
<td>6</td>
<td>6</td>
<td>16</td>
<td>128</td>
<td>0%</td>
<td>578%</td>
</tr>
<tr>
<td>a)CPFSK</td>
<td>13</td>
<td>30</td>
<td></td>
<td></td>
<td>100%</td>
<td>268%</td>
</tr>
<tr>
<td>b)serialop(UART)</td>
<td>28</td>
<td>83</td>
<td></td>
<td></td>
<td>98%</td>
<td>2%</td>
</tr>
<tr>
<td>c)CRC</td>
<td>12</td>
<td>20</td>
<td></td>
<td></td>
<td>98%</td>
<td>2%</td>
</tr>
</tbody>
</table>

| Demodulator                     | 6         | 16         | 384             | 312              | 2%             | 83%           |
| a)Startbit                      | 12        | 19         |                 |                  | 315            |               |
| b)square wave detection         | 16        | 22         | 256             | 256              | 1%             | 227%          |
| c)CRC                           | 12        | 20         |                 |                  | 98%           | 2%            |
| d)serialop(UART)                | 28        | 83         |                 |                  | 268%          | 7%            |

| Modulator and demodulator( without UART) | 54 | 17 | 16 | 384 | 2% | 5383 | 96% |

### TABLE II List of streaming data flow performance and device utilization for the FFT MegaCore function in Stratix II devices.

- **PMT** 4th Annual Seminar of National Science Fellowship 2004


**Conclusion**

This paper describes the design of an MCPFSK modem on FPGA. The hardware approach is adopted with the objective to miniaturize system size. The design module is compared to FFT and FIR ALTERA modules. The square wave detector has 50% less logic component because no multiplier is used in the algorithm. Thus, the modem designed with the square wave detectors can be made smaller. Besides that, it can also be used for MSK detection.

**References**


